Data-path Unrolling with Logic Folding for Area-time-efficient FPGA-based FAST Corner Detector,

By /

S.-K. Lam, T. C. Lim, M. Wu, B. Cao, and B. Jasani, “Data-path Unrolling with Logic Folding for Area-time-efficient FPGA-based FAST Corner Detector,” Journal of Real-Time Image Processing, Oct. 2017, DOI: 10.1007/s11554-017-0725-0.

Scroll to Top